首页    期刊浏览 2024年10月06日 星期日
登录注册

文章基本信息

  • 标题:An Efficient Path Setup for a Hybrid Photonic Network-on-Chip
  • 其他标题:An Efficient Path Setup for a Hybrid Photonic Network-on-Chip
  • 本地全文:下载
  • 作者:Cisse Ahmadou Dit ADI ; Hiroki Matsutani ; Michihiro Koibuchi
  • 期刊名称:International Journal of Networking and Computing
  • 印刷版ISSN:2185-2847
  • 出版年度:2011
  • 卷号:1
  • 期号:2
  • 页码:244-259
  • 语种:English
  • 出版社:International Journal of Networking and Computing
  • 摘要:Electrical network-on-chip (NoC) faces critical challenges in meeting the high performance and low power consumption requirements for future multicore processors interconnection. Recent tremendous advances in CMOS compatible optical components give the potential for photonics to deliver an efficient NoC performance at an acceptable energy cost. However, the lack of in flight processing and buffering of optical data made the realization of a fully optical NoC complicated. A hybrid architecture which uses optical high bandwidth transfer and an electrical control network can take advantage of both interconnection methods to offer an efficient performance-per-watt infrastructure to connect multicore processors and system-on-chip (SoC). In this paper, we propose a predictive switching and a reservation based path setup techniques to reduce the path setup latency of such hybrid photonic network-on-chip (HPNoC). By using these techniques, it is possible to reduce the latency for end-to-end communication in a HPNoC improving its overall performance. In the simulation, we use a cycle accurate simulator under uniform, neighbor, and bitreversal traffic patterns for a 64-node torus topology. The results show that the proposed techniques considerably improve the overall latency of HPNoC.
  • 关键词:nanophotonics; photonic NoC; predictive switching; multicore processors
国家哲学社会科学文献中心版权所有