首页    期刊浏览 2025年02月26日 星期三
登录注册

文章基本信息

  • 标题:120V Low Side LDMOS Device with Sided Isolation of 0.35μm CMOS Compatible Process
  • 本地全文:下载
  • 作者:Ravi Deivasigamani ; Gene Sheu ; Chirag Aryadeep
  • 期刊名称:MATEC Web of Conferences
  • 电子版ISSN:2261-236X
  • 出版年度:2018
  • 卷号:201
  • DOI:10.1051/matecconf/201820102005
  • 语种:English
  • 出版社:EDP Sciences
  • 摘要:In this paper, a novel 120V multiple RESURF lateral double-diffused MOS (LDMOS) transistor with shallow trench isolation (STI) structure in low side is developed and successfully simulated. The proposed multiple RESURF LDMOS is able to achieve better ESOA performance while maintaining a benchmark specific on-resistance with breakdown voltage over 120 Volts. The key feature of this novel device is linear p-top rings which are located in the n-drift region. Optimization of p-top mask design and n-drift region concentration is performed in order to achieve the lowest on-resistance possible with the desired breakdown voltage.
国家哲学社会科学文献中心版权所有