首页    期刊浏览 2024年10月06日 星期日
登录注册

文章基本信息

  • 标题:The advancement of cluster based FPGA place & route technic
  • 本地全文:下载
  • 作者:Zhimei Zhou ; Yong Wan ; Yin Liu
  • 期刊名称:MATEC Web of Conferences
  • 电子版ISSN:2261-236X
  • 出版年度:2020
  • 卷号:309
  • 页码:1-8
  • DOI:10.1051/matecconf/202030901014
  • 语种:English
  • 出版社:EDP Sciences
  • 摘要:As one of the core components of electronic hardware systems, Field Programmable Logic Array (FPGA) device design technology continues to advance under the guidance of electronic information technology policies, and has made information technology applications. huge contribution. However, with the advancement of chip technology and the continuous upgrading of information technology, the functions that FPGAs need to perform are more and more complicated. How to efficiently perform layout design and make full use of chip resources has become an important technology to be solved and optimized in FPGA design. The FPGA itself is not limited to a specific function. It contains internal functions such as memory, protocol module, clock module, high-speed interface module and digital signal processing. It can be programmed through logic modules such as programmable logic unit modules and interconnects. Blank FPGA devices are designed to be high performance system applications with complex functions. The layout and routing technology based on cluster logic unit blocks can combine the above resources to give full play to its performance advantages, and its importance is self-evident. Based on the traditional FPGA implementation, this paper analyzes several advantages based on cluster logic block layout and routing technology, and generalizes the design method and flow based on cluster logic block layout and routing technology.
  • 关键词:Keywords:enFPGAPlace and routeCluster structure
国家哲学社会科学文献中心版权所有