首页    期刊浏览 2024年11月30日 星期六
登录注册

文章基本信息

  • 标题:Design and Implementation of a Low Power Second Order Sigma-Delta ADC
  • 本地全文:下载
  • 作者:K. Lokesh Krishna ; M. Jagadeesh ; T.Ramashri
  • 期刊名称:International Journal of Computer Science and Information Technologies
  • 电子版ISSN:0975-9646
  • 出版年度:2014
  • 卷号:5
  • 期号:5
  • 页码:6044-6049
  • 出版社:TechScience Publications
  • 摘要:Sigma-Delta (Σ-Δ) analog to digital converters are well known for its use in high accuracy wireless communication applications. It is alternative for low power, high resolution (greater than 12 bits) converters, which can be ultimately integrated on digital signal Processor ICs. In this work Over Sampling concept is used to address the problem of power dissipation and noise in ADCs. In this paper a Second order Sigma-Delta Modulator is implemented using CMOS 0.13μm technology using a 1.2 V power supply. Over sampling ratio are 128 with clock frequency of 5 GHz which gives bandwidth of 20 GHz. The total power dissipation of the modulator is 0.87mW. The area occupied by the modulator is 30μm×35μm
  • 关键词:Analog to Digital Converter; Sigma-Delta; Low;Power; Digital to Analog converter; Oversampling; Quantizer;Summer.
国家哲学社会科学文献中心版权所有