期刊名称：International Journal of Engineering Research
印刷版ISSN：2319-6890
出版年度：2013
卷号：2
期号：3
页码：183-186
出版社：IJER
摘要：In this paper, an area efficient multiplier architecture is presented. The architecture is based on Ancient algorithms of the Vedas, propounded in the Vedic Mathematics scripture of Sri Bharati Krishna Tirthaji Maharaja. The multiplication algorithm used here is called Nikhilam Navatascaramam Dasatah. The multiplier based on the ancient technique is compared with the modern multiplier to highlight the speed and power superiority of the Vedic Multipliers.
