首页    期刊浏览 2024年09月21日 星期六
登录注册

文章基本信息

  • 标题:Power Optimization Using Clock Gating Technique
  • 本地全文:下载
  • 作者:R.Saranya] ; K.Radhika ; T.Kowsalya
  • 期刊名称:International Journal of Innovative Research in Science, Engineering and Technology
  • 印刷版ISSN:2347-6710
  • 电子版ISSN:2319-8753
  • 出版年度:2015
  • 期号:MULTICON
  • 页码:955
  • 出版社:S&S Publications
  • 摘要:Multithreshold CMOS is very effective for reducing standby leakage power during long periods ofinactivity. Recently, a power-gating scheme to support multiple poweroff modes and reduce the leakage power duringshort periods of inactivity. This scheme is highly sensitive to process variations. Therefore,we propose a clock gatingtechnique that is tolerant to process variations and scalable to more than two intermediate power-off modes. The clockgating improves the design architecture and reduces the delay, area and power consumption. In addition, it can becombined with existing techniques to offer further static power reduction benefits. The analysis and simulation resultsdemonstrate the effectiveness of the proposed design.
  • 关键词:Leakage power; clock gating; multi mode power switches; power consumption reduction;reconfigurable power-gating structure
国家哲学社会科学文献中心版权所有