期刊名称：International Journal of Hybrid Information Technology
印刷版ISSN：1738-9968
出版年度：2016
卷号：9
期号：8
页码：359-366
出版社：SERSC
摘要：In VLSI design the reduction of power is an important criterion. The performance of a system mainly depends on the method of designing of various blocks of that system. To provide an efficient and meaningful architecture of a VLSI chip, a devoted design is needed which is power serviceable with less intricate. As computer systems have sequential circuit mostly, hence it is very necessary to design a sequential circuit which is more efficient and less power consuming. As different kind of counters are the important segments for different sequential circuits. Here, in paper we have proposed an efficient clock gating 4-bit Johnson counter using low power d flip flop. Power of d-flip flop is reduced by using power gating technique. By doing analysis in cadence at 180nm technology it is counted that our proposed design has lower power consumption i.e. power of the proposed design comes to be reduced by 40.3% which is 62.63e-6 and the reduced output is 37.4e-6. This is a great achievement in the VLSI industry than the conventional design, with a little enhancement of delay.
关键词：Clock Gating; power gating; Johnson counter; Negative edge; D-Flip flop; ;virtuoso; power
