文章基本信息

标题：Implementation of High Security Cryptographic System with Improved Error Correction and Detection Rate using FPGA
其他标题：Implementation of High Security Cryptographic System with Improved Error Correction and Detection Rate using FPGA
本地全文：下载
作者：Narendra Babu T ; Fazal Noorbasha ; Leenendra Chowdary Gunnam 等
期刊名称：International Journal of Electrical and Computer Engineering
电子版ISSN：2088-8708
出版年度：2016
卷号：6
期号：2
页码：602-610
DOI：10.11591/ijece.v6i2.pp602-610
语种：English
出版社：Institute of Advanced Engineering and Science (IAES)
摘要：In this article, an encryption algorithm with an error detection technique is presented for highly secured reliable data transmission over unreliable communication channels. In this algorithm, an input data is mapped into orthogonal code first. After that the code is encrypted with the help of Linear Feedback Shift Register (LFSR). The technique has been successfully verified and synthesized using Xilinx by Spartan-3E FPGA. The results show that the error detection rate has been increased to 100% by proposed encryption scheme is effective and improves bandwidth efficiency.
其他摘要：In this article, an encryption algorithm with an error detection technique is presented for highly secured reliable data transmission over unreliable communication channels. In this algorithm, an input data is mapped into orthogonal code first. After that the code is encrypted with the help of Linear Feedback Shift Register (LFSR). The technique has been successfully verified and synthesized using Xilinx by Spartan-3E FPGA. The results show that the error detection rate has been increased to 100% by proposed encryption scheme is effective and improves bandwidth efficiency.
关键词：Cryptography;Encryption; LFSR; Orthogonal code; FPGA