首页    期刊浏览 2024年11月28日 星期四
登录注册

文章基本信息

  • 标题:A DESIGN OF ANALOG VOLTAGE-MODE MULTIPLIER FOR UHF RFID PASSIVE IN 0.18UM CMOS PROCESS
  • 本地全文:下载
  • 作者:SMAIL HASSOUNI ; HASSAN QJIDAA ; MOHAMED LATRACH
  • 期刊名称:Journal of Theoretical and Applied Information Technology
  • 印刷版ISSN:1992-8645
  • 电子版ISSN:1817-3195
  • 出版年度:2013
  • 卷号:53
  • 期号:2
  • 出版社:Journal of Theoretical and Applied
  • 摘要:In this paper a �Low Voltage, Low Power, High Speed and High Linearity-CMOS Analog Multiplier for Modem ASK is proposed�. The multiplier circuit is implemented in 180nm CMOS technology. It can be operated even at low Supply voltage VDD=0.9V. Band width of operation is about 4.10MHz, which is suitable for high frequency/high speed applications. This device modulates an analog carrier signal to encode digital information, and also demodulates such a carrier signal to decode the transmitted information. The goal is to produce a signal that can be transmitted easily and decoded to reproduce the original digital data.
  • 关键词:Modulator ASK; ASK demodulator; Multiplier; Physical design; radio frequency identification (RFID)
国家哲学社会科学文献中心版权所有