期刊名称：International Journal of Computer Science Issues
印刷版ISSN：1694-0784
电子版ISSN：1694-0814
出版年度：2011
卷号：8
期号：6
出版社：IJCSI Press
摘要：This paper proposes a model which improves the speed of the pipelining mechanism therefore increasing the speed of the processor. Superscalar operation is used to get maximum throughput from the processor using the pipelining concept. This proposal can be considered as the advancement of the super scalar property in pipelining which presently exists. We introduce a concept, using multiple instruction queues and a new unit called as Identifier unit. The Identifier unit is designed as having the ability of the identifying the type of the instruction which is being fetched and separating it based on its types thus creating separate segments of execution, which in turn increases the speed of the processor. Moreover we have implemented separate decoding and the executing unit for each type of the instruction segments.
关键词：Pipelining; Superscalar property; Identifier unit and Multiple Instruction queue.
