首页    期刊浏览 2024年09月30日 星期一
登录注册

文章基本信息

  • 标题:FUNCTIONAL DELAY CLOCK FAULT MODELS
  • 本地全文:下载
  • 作者:Eduardas Bareiša ; Vacius Jusas ; Kęstutis Motiejūnas
  • 期刊名称:European Integration Studies
  • 印刷版ISSN:2335-8831
  • 出版年度:2015
  • 卷号:37
  • 期号:1
  • DOI:10.5755/j01.itc.37.1.11898
  • 语种:English
  • 出版社:Kaunas University of Technology
  • 摘要:The test can be developed at the functional level of the circuit. Such an approach allows developing the test at the early stages of the design process in parallel with other activities of this process. The problem is to choose the right fault model because the implementation of the circuit is not available yet. The paper introduces three new fault models for synchronous sequential circuits: functional clock at-speed, functional clock static-based and functional clock delay. The introduced models are based on the primary input values, on the primary output values and on the state bits values of the programming prototype. The presented experimental results explore the possibilities of the functional test that is constructed on the base of the static-based fault model to detect the transition and stuck-at faults. The fault coverage of the functional static-based, stuck-at and transition faults corresponds with one another quite well.
国家哲学社会科学文献中心版权所有