摘要：A high speed parallel adder is designed which can perform carry-free addition of two modified signed digit quaternary numbers. Binary coded quaternary logic design is provided as one possible way of implementing the digital and/or optical system. Experimental results are also included for the proposed adder circuit
关键词：Modified Signed-Digit; Smart pixels; programmable logic array; redundant number system
