期刊名称：International Journal of Soft Computing & Engineering
电子版ISSN：2231-2307
出版年度：2011
卷号：1
期号：5
页码：402-404
出版社：International Journal of Soft Computing & Engineering
摘要：This paper presents a novel architecture for domain- specific FPGA devices. This architecture can be optimized for both speed and density by exploiting domain-specific information to produce efficient reconfigurable logic with multiple granularity. In the reconfigurable logic, general-purpose fine grained units are used for implementing control logic and bit- oriented operations, while domain-specific coarse-grained units and heterogeneous blocks are used for implementing data paths; the precise amount of each type of resources can be customized to suit specific application domains. Issues and challenges associated with the design flow and the architecture modeling are addressed. Examples of the proposed architecture for speeding up floating point applications are illustrated. We assume that current proposed architecture can achieve 2.5 times improvement in speed and 18 times reduction in area on average, when compared with traditional FPGA devices on selected floating point benchmark circuits.
