首页    期刊浏览 2024年11月08日 星期五
登录注册

文章基本信息

  • 标题:A Bus Encoding to Reduce Crosstalk Noise Effect in System on Chip
  • 本地全文:下载
  • 作者:J.Venkateswara Rao ; A.V.N.Tilak
  • 期刊名称:International Journal of VLSI Design & Communication Systems
  • 印刷版ISSN:0976-1527
  • 电子版ISSN:0976-1357
  • 出版年度:2011
  • 卷号:2
  • 期号:2
  • 出版社:Academy & Industry Research Collaboration Center (AIRCC)
  • 摘要:This paper proposes a new bus coding scheme for reducing the crosstalk in System on chip(soc). As circuit geometries become smaller, wire interconnections become closer together and taller, thus increasing the cross-coupling capacitance between nets. At the same time, parasitic capacitance to the substrate becomes less as interconnections become narrower, and cell delays are reduced as transistors become smaller. With circuit geometries at 0.25 micron and above, substrate capacitance is usually the dominant effect. However, with geometries at 0.18 micron and below, the coupling capacitance between nets becomes significant, making crosstalk analysis increasingly important for accurate timing analysis. We show experimentally that the proposed codes allow reducing crosstalk delay by at least 14% based on available data.
  • 关键词:Crosstalk; Encoding; SOC; parasitic; coupling Capacitance; micron; Forbidden Pattern free
国家哲学社会科学文献中心版权所有