期刊名称：International Journal of VLSI Design & Communication Systems
印刷版ISSN：0976-1527
电子版ISSN：0976-1357
出版年度：2012
卷号：3
期号：3
出版社：Academy & Industry Research Collaboration Center (AIRCC)
摘要：This paper presents power analysis of the seven full adder cells [6] reported as having a low PDP (Power Delay Product), by means of speed, power consumption and area. These full adders were designed upon various logic styles to derive the sum and carry outputs. The existed standard full adders and the proposed full adders [6] are designed and showed the better result comparison. This paper describes how the proposed full adders [6] are better in contrast to the standard full adders. And mentioned how the standard full adders are not giving faithful results . All these full adders designed using TDK 90 nm Technology and simulated using mentor graphics EDA tool with BSIMv3 (model 49). And the layouts of all these full adders designed in Icstation of Mentor Graphics and presented their areas. The total results of prelayout and postlayout simulation are tabulated.
