首页    期刊浏览 2024年11月15日 星期五
登录注册

文章基本信息

  • 标题:Area, Delay and Power Comparison of Adder Topologies
  • 本地全文:下载
  • 作者:R.Uma ; Vidya Vijayan ; M. Mohanapriya
  • 期刊名称:International Journal of VLSI Design & Communication Systems
  • 印刷版ISSN:0976-1527
  • 电子版ISSN:0976-1357
  • 出版年度:2012
  • 卷号:3
  • 期号:1
  • 出版社:Academy & Industry Research Collaboration Center (AIRCC)
  • 摘要:Adders form an almost obligatory component of every contemporary integrated circuit. The prerequisite of the adder is that it is primarily fast and secondarily efficient in terms of power consumption and chip area. This paper presents the pertinent choice for selecting the adder topology with the tradeoff between delay, power consumption and area. The adder topology used in this work are ripple carry adder, carry look- ahead adder, carry skip adder, carry select adder, carry increment adder, carry save adder and carry bypass adder. The module functionality and performance issues like area, power dissipation and propagation delay are analyzed at 0.12µm 6metal layer CMOS technology using microwind tool.
  • 关键词:Ripple Carry Adder; Carry Save Adder; Carry Increment Adder; Carry Select Adder.
国家哲学社会科学文献中心版权所有