首页    期刊浏览 2024年11月07日 星期四
登录注册

文章基本信息

  • 标题:Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications
  • 本地全文:下载
  • 作者:K.Purnima ; S.AdiLakshmi ; M.Sahithi
  • 期刊名称:International Journal of Computer Science and Information Technologies
  • 电子版ISSN:0975-9646
  • 出版年度:2012
  • 卷号:3
  • 期号:1
  • 页码:2964-2968
  • 出版社:TechScience Publications
  • 摘要:The proposed full adder cell for low power applications has been implemented using Shannon decomposition based technique for sum and carry operation. By using the Shannon’s theorem the transistor count has decreased thereby the total chip area gets minimized; hence the power also gets reduced to a considerable amount. The designs are simulated using SPICE tool which results in 25.6% improvement in power dissipation and 20% improvement in transistor count for the Modified Shannon based full adder cell when compared with MCIT based full adder cell.
  • 关键词:Shannon’s technique; power; transistor count; area;propagation delay; PTL.
国家哲学社会科学文献中心版权所有