首页    期刊浏览 2024年11月16日 星期六
登录注册

文章基本信息

  • 标题:Implementing The Functional Model of High accuracy Fixed Width Modified booth Multiplier
  • 本地全文:下载
  • 作者:V. Keerthana ; C. Arun Prasath
  • 期刊名称:International Journal of Electronics and Computer Science Engineering
  • 电子版ISSN:2277-1956
  • 出版年度:2012
  • 卷号:1
  • 期号:2
  • 页码:393-398
  • 出版社:Buldanshahr : IJECSE
  • 摘要:The sustained growth in VLSI technology is fuelled by the continued shrinking of transistor to ever smaller dimension. The benefits of miniaturization are high packing densities, high circuit speed and low power dissipation. Binary multiplier is an electronic circuit used in digital electronics such as a computer to multiply two binary numbers, which is built using a binary adder. A fixed-width multiplier is attractive to many multimedia and digital signal processing systems which are desirable to maintain a fixed format and allow a minimum accuracy loss to output data. This paper presents the design of high-accuracy fixed-width modified Booth multipliers using Carry Look ahead Adder. The high accuracy fixed width modified booth multiplier is used to satisfy the needs of the applications like digital filtering, arithmetic coding, wavelet transformation, echo cancellation, etc. The high accuracy fixed width modified booth multipliers can also be applicable to lossy applications to reduce the area and power consumption of the whole system while maintaining good output quality
  • 关键词:Booth Encoder; Partial product generator; Fixed-width multiplier; Modified Booth multiplier; Compression ;tree; Carry Look ahead Adder
国家哲学社会科学文献中心版权所有