1.Automatic detection of human and Energy saving based on Zigbee Communication

作　　者：Chinnam Sujana ;Addanki Purna Ramesh ;P.Gopala Reddy

出　　处：International Journal on Computer Science and Engineering. 2011 ;3(6):2346-2353.

出版社：Engg Journals Publications

文章 ID：87747553

文章详细全文下载
2.Security Management System for Oilfield Based on GSM Technology

作　　者：Batchu Spandana ;Addanki Purna Ramesh ;P.Gopala Reddy

出　　处：International Journal on Computer Science and Engineering. 2011 ;3(6):2354-2360.

出版社：Engg Journals Publications

文章 ID：87747554

文章详细全文下载
3.Autonomous Home Automated Hexapod Robot

作　　者：Addanki Purna Ramesh ;Ch Sesha Kiran Kumar

出　　处：International Journal on Computer Science and Engineering. 2010 ;2(9):3016-3020.

出版社：Engg Journals Publications

文章 ID：87747902

文章详细全文下载
4.Acceleration of Directional Medain Filter Based Deinterlacing Algorithm (DMFD)

作　　者：Srinu.V ;K.N.H.Srinivas ;Addanki Purna Ramesh

出　　处：International Journal of Computer Science and Communication Networks. 2011 ;1(3):344-353.

出版社：Technopark Publications

文章 ID：86791996

文章详细全文下载
5.FPGA Implementation of Deblocking Filter Custom Instruction Hardware on NIOS - II Based SOC

作　　者：Bolla Leela Naresh ;N.V.Narayana Rao ;Addanki Purna Ramesh

出　　处：International Journal of VLSI Design & Communication Systems. 2011 ;2(4).

出版社：Academy & Industry Research Collaboration Center (AIRCC)

文章 ID：86826309

文章详细全文下载
6.Pipelined Architecture of 2D-DCT, Quantization and ZigZag Process for JPEG Image Compression Using VHDL

作　　者：T.Pradeepthi ;Addanki Purna Ramesh

出　　处：International Journal of VLSI Design & Communication Systems. 2011 ;2(3).

出版社：Academy & Industry Research Collaboration Center (AIRCC)

文章 ID：86826329

文章详细全文下载
7.Efficient Implementation of 16-Bit Multiplier-Accumulator Using Radix-2 Modified Booth Algorithm and SPST Adder Using Verilog

作　　者：Addanki Purna Ramesh ;A.V. N. Tilak ;A.M.Prasad

出　　处：International Journal of VLSI Design & Communication Systems. 2012 ;3(3).

出版社：Academy & Industry Research Collaboration Center (AIRCC)

文章 ID：86826404

文章详细全文下载
8.Design and Implementation of 64 Bit RISC Processor Using System on Chip (SOC)

作　　者：Y. B. N. V. Bhaskar ;D. Rajesh Setty ;Addanki Purna Ramesh

出　　处：International Journal of Computer Science and Communication Networks. 2012 ;2(1):1-11.

出版社：Technopark Publications

文章 ID：86829965

文章详细全文下载

	计算技术、计算机技术	5篇
	自动化技术、计算机技术	3篇
	电信	2篇

全文

出版年度

作者

来源期刊

学科主题

语种

国别/地区

检索条件:"( ( 高级检索(( ((AU:(("Addanki Purna Ramesh")))) )) ) )"

	Addanki Purna Ramesh	8篇
	P.Gopala Reddy	2篇
	A.M.Prasad	1篇
	A.V. N. Tilak	1篇
	Batchu Spandana	1篇

	Bolla Leela Naresh	1篇
	Ch Sesha Kiran Kumar	1篇
	Chinnam Sujana	1篇
	D. Rajesh Setty	1篇
	K.N.H.Srinivas	1篇
	N.V.Narayana Rao	1篇
	Srinu.V	1篇
	T.Pradeepthi	1篇
	Y. B. N. V. Bhaskar	1篇

	International Journal of VLSI Design & Communication Systems	3篇
	International Journal on Computer Science and Engineering	3篇
	International Journal of Computer Science and Communication Networks	2篇

	2012	2篇
	2011	5篇
	2010	1篇